

<b>Notice of References Cited</b>	Application/Control No. 09/854,038	Applicant(s)/Patent Under Reexamination GRUPP ET AL.	
	Examiner Akash Saxena	Art Unit 2128	Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,202,593	04-1993	Huang et al.	326/86
	B	US-6,496,955	12-2002	Chandra et al.	716/3
	C	US-5,396,435	03-1995	Ginetti, Arnold	716/6
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	A symmetric CMOS NOR gate for high-speed applications Johnson, M.G.; Solid-State Circuits, IEEE Journal of , Volume: 23 , Issue: 5 , Oct. 1988 Pages:1233 - 1236
	V	
	W	
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.